




Exploring Computation- Communication Tradeoffs in Camera Systems

Amrita Mazumdar Armin Alaghi
Thierry Moreau Luis Ceze
Sung Kim Mark Oskin
Meghan Cowan Visvesh Sathe

Camera applications are a prominent workload with tight constraints



energy harvesting camera

low-power

light weight

Detailed description: A small blue printed circuit board (PCB) with a camera lens and various electronic components. A gold coin is placed next to it for scale. A green wire is connected to the board.



augmented reality glasses

light weight

real-time processing

low-power

Detailed description: A pair of black augmented reality glasses with a transparent lens and a small display area.



video surveillance cameras

real-time processing

large data size

Detailed description: A tall metal pole with several white surveillance cameras mounted on it, pointing in different directions.



3D-360 virtual reality camera rig


real-time processing

large data size

Detailed description: A circular camera rig consisting of multiple small cameras arranged in a ring around a central lens.


Hardware implementations compound the camera system design space

camera system




DogChat™

constraint



implementation




**We can represent camera applications as
camera processing pipelines
to clarify design space exploration**



functions in the application

We can represent camera applications as camera processing pipelines to clarify design space exploration



DogChat™

sensor


image processing

face detection

feature tracking

image rendering

Developers can trade off between computation and communication costs



DogChat™

sensor

image
processing


face
detection

feature
tracking

image
rendering

offloaded to cloud

Developers can trade off between computation and communication costs



DogChat™

sensor

image processing

face detection


in-camera processing

feature tracking


image rendering

offloaded to cloud


Optional and required blocks in camera pipelines introduce more tradeoffs



Custom hardware platforms explode the camera system design space



Custom hardware platforms explode the camera system design space




Challenges for modern camera systems

Low-power: face authentication for energy-harvesting cameras with ASIC design



Low latency: real-time virtual reality for multi-camera rigs with FPGA acceleration




Challenges for modern camera systems


Low-power: face authentication for energy-harvesting cameras with ASIC design



Low latency: real-time virtual reality for multi-camera rigs with FPGA acceleration



Face authentication with energy harvesting cameras



WISP Cam

energy-harvesting camera
powered by RF
1 frame / second
~1 mW processing / frame


Face authentication with energy harvesting cameras




Is this Armin? 



CPU-based face authentication neural networks can exceed WISPCam power budgets




CPU-based face authentication neural networks can exceed WISPCam power budgets




adding optional blocks can reduce power consumption for a neural network

Exploring design tradeoffs in ASIC accelerators

neural network



face detection



many more details
in paper!

Evaluated NN topology and hardware impact on energy and accuracy

streaming face detection accelerator

Selected a 400-8-1 network topology and used 8-bit datapaths for optimal energy/accuracy point

Explored classifier and other algorithm parameters to optimize energy optimality




Evaluation

Which pipeline achieves the lowest overall power?


Synthesized ASIC accelerators in Synopsys

Constructed simulator to evaluate power consumption on real-world video input


Computed power for computation and transfer of resulting data for each pipeline configuration




Which pipeline achieves the lowest power consumption?




Which pipeline achieves the lowest power consumption?



Which pipeline achieves the lowest power consumption?



Which pipeline achieves the lowest power consumption?



In-camera processing for face authentication



In isolation, even well-designed hardware can show sub-optimal performance


Optional blocks can improve the overall cost, if they balance compute and communication better than the original design

Challenges for modern camera systems

Low-power: face authentication for energy-harvesting cameras with ASIC design



Low latency: real-time virtual reality for multi-camera rigs with FPGA acceleration




Challenges for modern camera systems

Low-power: face authentication for energy-harvesting cameras with ASIC design



Low latency: real-time virtual reality for multi-camera rigs with FPGA acceleration



Producing real-time VR video from a camera rig



16 GoPro cameras
4K-30 fps
3.6 GB/s raw video

Goal:
30 fps
3D-360 stereo video
1.8 GB/s output



Producing real-time VR video from a camera rig



16 GoPro cameras
4K-30 fps
3.6 GB/s raw video




cloud processing
prevents real-
time video

Goal:
30 fps
3D-360 stereo video
1.8 GB/s output




VR pipeline is usually offloaded to perform heavy computation



need to accelerate “depth from flow” to achieve high performance

Offloading before the costly step doesn't avoid compute-communication tradeoffs



Evaluation




Which pipeline achieves the highest frame rate?

Designed a simple parallel accelerator for Xilinx Zynq SoC, simulated for Virtex UltraScale+


Evaluated against CPU and GPU implementations in Halide

Assumed 2GB/s network link for communication


**implementation
details in paper**




Which pipeline achieves the highest frame rate?




Which pipeline achieves the highest frame rate?




Which pipeline achieves the highest frame rate?



Which pipeline achieves the highest frame rate?



In-camera processing for real-time VR video



Computation and communication together highlight benefits not seen when considered separately

For VR video, in-camera processing pipelines enable applications that could not even be achieved via cloud offload

In-camera processing pipelines help characterize camera systems

In-camera pipelines evaluate **computation-communication trade-offs**

Use **hardware-software co-design** to balance constraints and optimize designs

Achieve optimal performance by **considering bottlenecks in context of full system**

Thank you!

