A Hardware-Friendly Bilateral Solver for Real-Time Virtual-Reality Video

Amrita Mazumdar

Armin Alaghi Jonathan T. Barron David Gallup Luis Ceze Mark Oskin Steven M. Seitz **University of Washington**

Google

University of Washington



virtual reality video with omnidirectional stereo (ODS)



the Google Jump camera rig can capture ODS video easily



16 GoPros x 4K camera feed **3.6 GB/s raw video**

the Google Jump camera rig can capture ODS video easily







the Google Jump camera rig can capture ODS video easily







processing video from Google Jump is slow



1 hour of video

10 hours on 1000 cores







Google Jump pipeline breakdown



prealignment sensor processing



optical flow

compositing

download to viewer



Google Jump pipeline breakdown





the bilateral solver dominates processing time





The bilateral solver produces an image that is smooth and accurate.









blocky flow field

upsample into noisy flow field

input pair (from two cameras)





transform to bilateral grid and solve

output result: smooth flow field



this work: a hardware-friendly bilateral solver (HFBS)

The bilateral solver is hard to parallelize

second-order global optimization

global communication prevents aggressive parallelization

high-dimensional, sparse matrices

sparsity results in significant divergence on GPUs

why not a dense grid? too large to store on-chip



Barron Poole 2016



dense matrix too big to fit in memory

global communication required

iterative bistochastization before solving



HFBS demonstrates imperceptible accuracy loss

input image



noisy depth map

task: Ferstl et al., ICCV 2013, data: Middlebury stereo dataset







HFBS (this work)



algorithm optimizations make it easier to implement bilateral solver in parallel hardware

algorithm optimizations make it easier to implement bilateral solver in parallel hardware

plan: exploit this parallelism with a custom hardware accelerator



Mapping HFBS to hardware optical download compositing to viewer flow

Mapping HFBS to hardware

sensor

preprocessing alignment optical flow compositing download to viewer

CPU

load video pair

construct bilateral grid per pair

slice out solution into output images **FPGA**



perform hardwarefriendly bilateral solver

microarchitecture





Floating-point resource requirements limit hardware parallelism



2-bit fixed	64-bit fixed	47-bit fixed
1	16	4
6840	427	1710
3.3 x 10⁻⁴	7.16 x 10 ⁻¹³	6.69 x 10 ⁻⁷



z-axis slicing for bilateral grid memory layout









Does HFBS improve runtime? How does parallelization affect power?



Evaluation



Experimental Setup

CPU: Intel Xeon E5-2620

GPU: NVIDIA GTX 1080 Ti

FPGA: Xilinx Virtex Ultrascale+

Baseline: Barron Poole et al. 2016 (CPU only)

256 iterations of optimization

Varied bilateral grid vertices count \Rightarrow 4 KB - 1.8 GB grid sizes



HFBS is faster and more scalable than prior work.

Prior Work (CPU) •



• CPU GPU FPGA

log Bilateral Grid Vertices

HFBS is faster and more scalable than prior work.

Prior Work (CPU)



Prior Work



Power-efficiency relative to prior work

building a VR video camera rig with HFBS

this work





full system







HFBS-FPGA consumes much less power than a GPU for the same task

16 FPGAs = 400 W





16 GPUs = 4,560 W



HFBS makes real-time VR video more feasible with FPGAs









on-node with FPGAs

offloaded to cloud



to conclude

fast, parallel implementation of bilateral solving with little accuracy loss

fixed-point datatypes and a custom bilateral-grid memory layout for improved FPGA performance

hardware-software codesign to reduce latency and improve quality for future VR applications

A Hardware-Friendly Bilateral Solver for Real-Time Virtual Reality Video

parallel algorithm for bilateral solving FPGA architecture 50x faster, 30x more power-efficient